Abstract-
I. Introduction
The importance of analogue circuits using low supply voltage is enormously increasing in recent past [1] , [2] , [3] . The large component densities particularly in VLSI demands lower power consumption. The low power consumption is a key factor in modern portable equipments to increase the battery life and also, the packaging density and circuit reliability. Low power dissipation is attractive and even essential in battery operated systems for longer life. The power consumption can be minimized either by reducing the supply voltage or current. But the transistor noise is dependent on current. Hence, for high performance analogue circuits, reduction in current beyond certain limit is not recommended and the most accepted method of reducing the power consumption is through the reduction in supply voltage. Typical supply voltage used in analogue circuits is around 2.5 V -3.0 V. But the latest trends suggest that supply voltages can go down to 1.5 V and may less even [4] , [5] . But scaling down the supply voltage leads to a formidable challenge in the design of CMOS analogue circuits as threshold voltage of analogue devices is a bottleneck. Since, in near future, threshold voltage in CMOS devices may not decrease much [6] , the design of standard CMOS analogue / mixed circuits with a threshold voltage of about 0.7 V opens up a great research interest.
The fundamental building block of any analogue/mixed signal circuit is the Operational Amplifier (op-amp) [7] . The two critical problems in low voltage op-amp design are providing rail-to-rail Common Mode (CM) input range and output swing. The reduced supply voltage also degrades the circuit performance like bandwidth and input/output swings. With the reduction of supply voltage, the CM input voltage range of conventional CMOS differential amplifier becomes narrower and lies in the region between V SS +V T + 2 V Dsat (i.e, V A and V DD ) as shown in Fig. 1 [7] , where V SS ,V DD are negative and positive supply voltages respectively, V T is the threshold voltage of CMOS device and V Dsat is the saturation voltage of the transistor. The decrease in input CM range imposes a serious restriction over which the input signal can be applied. If the applied input signal falls in the forbidden region (i.e, between V A and V SS ), it will not be amplified properly. It is also clear from Fig. 1 that the maximum input signal levels which can be applied at the input of the differential pair for proper amplification must lie in the region around a DC ( VDD+VA 2 ), where V A is the minimum permissible CM voltage level of the differential amplifier. It is also clear that an input signal with zero DC falls in the forbidden region and therefore is not suitable for amplification. Hence, a circuit which moves the input signal from the forbidden region to the active region of the differential amplifier is required.
The other problem considered in the design of low voltage op-amp is the maximum swing that is obtainable from the output circuit. When the supply voltage goes below the sum of threshold voltages of NMOS and PMOS transistors in the output stage, neither a traditional source follower nor a class-AB amplifier will give a rail-to-rail output swing due to reduction in the linear range of operation.
Hence an output stage with a proper biasing circuit to give improved dynamic range and rail-to-rail output swing is required.
In this paper, the Switched Capacitor Based Attenuator(SCBA) to extend the CM range to rail-to-rail at the input and then, Output Drivers (OD) based on floating bias to give the rail-to-rail swing at the output stage have been described in section II. In section III, three different schemes of op-amp with floating bias are presented. Section IV gives the simulation results and V conclusions.
II. Rail-to-Rail input/output stages

A. The input stage
The differential pair input stage of the low voltage op-amp accepts input signals only over a limited range i.e., from V A to V DD (Fig. 1) . But, the requirement is to extend the CM input range to rail-to-rail, i.e., over the entire range from V SS to V DD . In order to address this, a front end SCBA network is designed at the input of the differential pair. The transfer characteristic of SCBA is shown in Fig. 2 and is described by a straight line equation [8] .
V out = mV in (m 1)V DD (1) where m= 
Hence, SCBA circuit is proposed to realize the level shifting to cover the entire CM range.
B. Front-End SCBA circuit
It comprises of two SCBA's which are connected to the inputs of the differential pair of op-amp (V + in and V in ). The inputs to SCBA's are v + i and v i . The SCBA accepts rail-to-rail input signal and moves it to the active region of the basic op-amp (Fig.1) . The schematic of a typical front-end SCBA used is shown in Fig. 3 . A common switch driver is used to drive the switches used in SCBA. The front-end SCBA circuit shown in Fig. 3 put differential stage which is made up of source coupled pair M1-M2 and the folded current mirror M6-M7. Transistors M3-M5 are bias current sources and the diode connected transistors M8 and M9 provide the necessary bias to these transistors. The SCBA consists of two identical parallel paths (P and Q) to supply signal continuously during alternate clock phases to the input of the differential pair. The 1 and 2 are two complementary clock phases. The circuit comprises of capacitors C1 to C4 where C2= 2C1 and C4= 2C3 and switches S1-S8. The switches S1 to S4 are driven by the clock 1 and S5 to S8 by the clock 2. During 1, switches S1 to S4 are closed, the capacitors C1 and C2 perform the voltage division operation while C3 and C4 get discharged through S3 and S4. During 2, the switches S5 to S8 are closed, the capacitors C3 and C4 share the charges to perform voltage division operation while C1 and C2 get discharged through S5 and S6. Hence, it is clear that SCBA attenuates the signal by 3 and introduces a DC component equal to 2VDD 3 . Thus, the proposed circuit implements Eq.(2).
C. The Rail-To-Rail output stage
It is pointed out in the introduction that as the supply voltage to a class -AB CMOS amplifier is reduced below the sum of two threshold voltages of NMOS and PMOS, both the transistors go to the cut off state under quiescent condition. This reduces the dynamic range and increases output distortion. In order to overcome this problem and to achieve rail-to-rail output swing, the output stage is driven by two floating biases (Fig. 4) tical implementation of the output stage shown in Fig. 4 is used in proposed op-amp schemes constitutes an Output Driver(OD) and the working principle is explained below.
In the scheme 1 (Fig. 5) , two floating biases are implemented by using two current sources M14, M15 and two resistors R1, R2 [9] . The current sources together with resistors R1 and R2 set the bias voltages V M and V N which in turn control quiescent current I Q in the output branch.
Two common source transistors M16, M17 are used to provide rail-to-rail output swing. A positive signal excursion at node V k increases VGS16 by V M and decreases VGS17 by V N (Eq. 3 and 4).
In the scheme 2 ( Fig. 6) , two floating biases are implemented by using two MOS inverters M12, M13 and M14, M15 and the main advantage of this scheme over the scheme 1 is elimination of resistors R1, R2. The inverters M12, M13 and M14, M15 sets the bias voltages V y and V x for controlling quiescent current. According to MOS transistor quadratic law, these variations in gate-to-source voltages produce the necessary changes in the output current such that a true class -AB operation is established. The OD establishes proper biasing at the output stage to drive the output transistors in a class-AB mode. The accurate control of output bias current which is the key issue for high drive capability, large dynamic range and low quiescent power consumption, depends on the magnitudes of the floating biases.
In scheme 3, two floating biases are implemented by using Switched Capacitor (SC) network. Two output transistors M12, M13 are connected in source follower configuration (Class-A). The limitation of this scheme is that it needs slightly more supply voltage compared with the two previous schemes. The SC network composed of capacitors C1 to C4 (C1=C2 and C3=C4) and MOS switches S1 to S6 for performing dynamic biasing [10] . The switches are controlled by complementary clock phase 1 and 2. During 1 the switches S1, S3, S5 are ON , C1 and C3 get charged. During clock phase 2 switches S2, S4, S6 are ON resulting in charge sharing between C1, C2 and C3, C4.
III. The complete op-amp
The complete op-amps are shown in Figs. 5-7 consists of three main stages viz., input, intermediate and the output stages. The input stage is a folded mirror type differential amplifier with an SCBA circuit whereas the output stages are class-AB and class-A types with floating bias architectures. As the output nodes of the input and intermediate stage are high impedance nodes, they introduce two low frequency poles. The load resistance R L at the output node introduces a high frequency pole which is well beyond the unity-gain-bandwidth (UGB) of the op-amp. The R-C Miller compensation R C1 and C C1 is used to provide frequency stability to the op-amp. As the poles and zeros of the front-end SCBA are well beyond the unity-gain-bandwidth (UGB) of the op-amps, it does not introduce any additional poles and zeros within the UGB of the op-amp. The bandwidth of the op-amp is determined by the pole of the input differential stage which is the dominant pole of the op-amp.
The compensating capacitor C c2 is connected between the output of the intermediate stage and output of the differential stage in order to achieve a single low-frequency pole at the output of the input stage and to move the other pole to a frequency higher than the gain-bandwidth product. Resistor R c2 is included to transform the right half-plane zero that arises from the feed forward signal path through the compensating capacitor into high frequency left half-plane zero. 
IV. Simulated results
Simulation study has been carried out by using SPICE. A standard 0.5 m CMOS process with a threshold voltage of around 0.7 V for both N and P channel transistors is considered. The supply voltages are set to 0.6 V as indicated. The Table I gives the simulated performances. The clock is set to a frequency of 100kHz [3] . The DC transfer characteristic of SCBA obtained (Fig. 8) , shows that the input CM range of 0.6 V is converted at the output to a range of 200 mV ( V A ) to 600 mV (V DD ) as designed. The transfer curve for the complete op-amps under unit follower configuration is shown in Fig. 9 . From the figures, it may be noted that addition of SCBA at the input of the differential stage extends the input CM range to 0.6 V. Figs. 10 shows the frequency response of the complete op-amps. The frequency response of SCBA alone is shown in Fig. 11 and it is clear that the total gain has reduced by 9.54dB (1/3)of the total gain.(Eq.2). The frequency responses of the op-amps also shows that there is only one dominant pole within the GBW (Gain Band Width) and this ensures that the circuits are stable [11] . 
V. Conclusion
In this paper, a SCBA, and OD which extend the input CM voltage range and the output swing to rail-to-rail supply respectively are described . A detailed study on the working of op-amp with the proposed input/output circuit is carried out using CMOS devices with a dual supply of 0.6 V. The simulation study shows that the proposed circuit extends the CM range and output swing to rail-to-rail supply voltage. The pole-zero configuration are also studied to ensure the stability of the circuit. Further, the distortion, output swing and CMMR are evaluated and found to be in close agreement with other op-amps reported in the literature. 
